How does the core dedicated for memory processing/data kernel processing address the DRAM?

RISC-Vs are 32 bit processors and 2 RISC-Vs run data movement kernels - they have access to 2 NOCs and their DMA engines.

They can issue efficient read/writes from L1/DRAM to gather and scatter the data needed for compute.